![Implementation and Test of the LEON processor with the CAN and EDAC IP... | Download Scientific Diagram Implementation and Test of the LEON processor with the CAN and EDAC IP... | Download Scientific Diagram](https://www.researchgate.net/profile/Tanya-Vladimirova/publication/228744726/figure/fig2/AS:669438869262341@1536618072193/Implementation-and-Test-of-the-LEON-processor-with-the-CAN-and-EDAC-IP-Cores_Q320.jpg)
Implementation and Test of the LEON processor with the CAN and EDAC IP... | Download Scientific Diagram
Evaluation of the Leon3 Soft-Core Processor within a Xilinx Radiation Hardened Field Programmable Gate Array
ReSpace / MAPLD 2011 - RASTA - An FPGA-based Infrastructure for Development, Prototyping and Validation of Onboard Systems
![CAES' Quad Core LEON4FT Processor Selected for Next-Generation On-orbit Servicing Spacecraft | Business Wire CAES' Quad Core LEON4FT Processor Selected for Next-Generation On-orbit Servicing Spacecraft | Business Wire](https://mms.businesswire.com/media/20220721006037/en/1521261/5/News_GR740_Robotic_Vehicle_Home.jpg)